Appl. No. 09/942,820 . Amdt. dated Oct. 3, 2005 Reply to Action of June 29, 2005

Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

Listing of Claims:

Claims 1-30 (canceled)

1	Claim 31 (new): Apparatus for a bi-directional communication
2	link having a plurality of channels,
3	each of said channels comprising:
4	a master connected at a near end of the channel
5	and a slave connected at an opposite end of the channel, said
6	master comprising:
7	(a) a first transmitter coupled to the
8	channel and having a master Tx clock signal; and
9	(b) a first receiver coupled to the channel
10	and comprising:
11	(i) an analog-to-digital (A/D) converter
12	that periodically samples a signal incoming over the channel
13	to yield a received signal;
14	(ii) a clock recovery circuit that
15	generates a master Rx clock from a clock signal embedded in
16	the received signal; and
17	(iii) a metric processor, connected to
18	an output of said A/D converter, that produces a metric
19	signal reflective of amplitude differences between the
20	received signal and allowed amplitude levels for the received
21	signal; and
22	said slave comprising:

Appl. No. 09/942,820 Amdt. dated Oct. 3, 2005 Reply to Action of June 29, 2005

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

(a) a second receiver coupled to the channel and comprising a clock recovery circuit for generating a Slave Rx clock from a signal received over the channel and transmitted from the master;

- (b) a second transmitter coupled to the channel and having a Slave Tx clock signal, said master Rx clock signal being frequency locked to said Slave Tx clock signal; and
- (c) a first delay element for generating said Slave Tx clock signal by controllably delaying said Slave Rx clock signal; and

wherein said apparatus further comprises a decision processor, connected to said master and responsive to said metric signal, for determining a delay value to be provided by said first delay element in the slave which will maximize the metric signal and issuing a command, via the first transmitter and the channel, to said second receiver in order to set a delay provided by said first delay element to said delay value, so as to reduce distortion caused by near end cross-talk and echo in signals received over the channel, by the first receiver and thus facilitate clock and data recovery by the first receiver.

- Claim 32 (new): The apparatus of claim 31 further comprising, in the first receiver, a second delay element, situated between said Master Rx clock signal and said A/D converter and responsive to said decision processor, which controllably
- delays a sampling time, Ts, provided by said converter,
- 6 wherein said decision processor independently sets the delays
- 7 provided by the first and second delay elements in order to
- 8 further maximize the metric signal.

- Appl. No. 09/942,820
 Amdt. dated Oct. 3, 2005
 Reply to Action of June 29, 2005
- Claim 33 (new): The apparatus of claim 32 wherein the metric
- 2 processor comprises a processor for computing a proportion of
- 3 samples of the received signal provided by the master falling
- 4 within the allowed amplitude levels relative to those of said
- samples that fall outside of the allowed amplitude levels.
- Claim 34 (new): The apparatus of claim 33 wherein said
- decision processor is connected to all the masters and is
- 3 responsive to the metric signal produced in each of the
- 4 masters so as to change the phase in each corresponding one
- of the slaves in order to maximize all the metric signals
- 6 produced by all the masters.
- Claim 35 (new): The apparatus of claim 31 wherein said
- decision processor is connected to all the masters and is
- 3 responsive to the metric signal produced in each of the
- 4 masters so as to change the phase in each corresponding one
- of the slaves in order to maximize all the metric signals
- 6 produced by all the masters.
- Claim 36 (new): The apparatus of claim 31 wherein the metric
- 2 processor comprises a processor for computing a proportion of
- samples of the received signal provided by the master falling
- 4 within the allowed amplitude levels relative to those of said
- samples that fall outside of the allowed amplitude levels.
- Claim 37 (new): The apparatus of claim 36 wherein said
- decision processor is connected to all the masters and is
- 3 responsive to the metric signal produced in each of the
- 4 masters so as to change the phase in each corresponding one
- of the slaves in order to maximize all the metric signals
- 6 produced by all the masters.

Appl. No. 09/942,820 Amdt. dated Oct. 3, 2005 Reply to Action of June 29, 2005

1

3

9

10

11

12

13

14

15

16

17

18

19

20

21

1

2

3

4

5

6

1

2

3

Claim 38 (new): Apparatus for a bi-directional communication link having a plurality of channels with a master and a slave 2 at respective ends of each one of the channels so as to define respective pluralities of masters and slaves, the 4 master issuing a Master Tx clock, the slave constructing both 5 a Slave Rx clock frequency-locked to the Master Tx clock and 6 a Slave Tx clock frequency-locked to the Slave Rx clock, said 7 apparatus comprising: 8

a metric processor, situated within said master, which produces a metric signal reflective of amplitude differences between a signal received by the master from a corresponding one of the slaves and allowed amplitude levels of the received signal; and

a decision processor, connected to the master and responsive to the metric processor, for changing phase of the Slave Tx clock relative to the Slave Rx clock in the corresponding one of the slaves in order to maximize the metric signal produced by the metric processor and thereby reduce distortion caused by near end cross-talk and echo in signals received over the channel by a receiver in the master and thus facilitate clock and data recovery by the receiver.

- Claim 39 (new): The apparatus of claim 38 wherein said metric processor comprises a processor for computing a proportion of samples of the received signal provided by each of said masters and which fall within the allowed amplitude levels relative to those ones of said samples that fall outside of the allowed amplitude levels.
- Claim 40 (new): The apparatus of claim 34 wherein said decision processor is connected to all the masters and is responsive to the metric signal produced in each of the

Appl. No. 09/942,820 Amdt. dated Oct. 3, 2005 Reply to Action of June 29, 2005

- 4 masters so as to change the phase in each corresponding one
- of the slaves in order to maximize all the metric signals
- 6 produced by all the masters.
- Claim 41 (new): The apparatus of claim 38 wherein said
- decision processor is connected to all the masters and is
- 3 responsive to the metric signal produced in each of the
- 4 masters so as to change the phase in each corresponding one
- of the slaves in order to maximize all the metric signals
- 6 produced by all the masters.